PATENT

Confirmation No.: 3874



IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

#13 282

Appl. No.

09/441,119

Applicant

Oliver L. Richards, et al.

Filed

November 17, 1999

T.C./A.U.

2611

Examiner Docket No.

Usha Raman ALLEG-017PUS

Customer No.:

022494

Certificate of First Class Mailing under 37 C.F.R. §1.8(a)

I hereby certify that this correspondence is being deposited with the United States Postal Service as first-class mail in an envelope addressed to: Mail Stop AF, Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450 on the date set forth below.

26 Capil 2004 Date of Signature and Mail Deposit

By: Macle (, (Judith C. Crowley Reg. No. 35,091

Attorney for the Applicants

Mail Stop AF Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Dear Sir:

SUBSTITUTE DECLARATION UNDER 37 CFR §1.131


- 1. I, Paul M. Greenland, am a co-inventor of a U.S. Patent Application entitled "Low Noise Block Supply and Control Voltage Regulator" now pending before the U. S. Patent Office as Application No. 09/441,119.
- 2. Prior to December 1998, I, along with co-inventor Oliver L Richards, conceived of the invention described in U. S. Patent Application No. 09/441,119, as evidenced by a


schematic captioned "LNB BUCK/BOOST PROPOSAL" and attached hereto as Exhibit A.

- 3. Following conception, I worked on developing a product incorporating the technology described in U. S. Patent Application No. 09/441,119, as evidenced by a schematic captioned "LNB BUCK REGULATOR PROPOSAL," dated 31 March 1999, and attached hereto as Exhibit B as well as a Product Preview datasheet for the 8284 Product of Allegro Microsystems, Inc. dated 19 July 1999 and attached hereto as Exhibit C.
- 4. The subject patent application was filed in the U.S. Patent Office on November 17, 1999.
- 5. All of the statements made herein are of my own knowledge and are true, these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment or both, under § 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application and any patent issuing thereon, or any patent to which this verified statement is applied.

Date of Signature


Paul M. Greenland





8284

Interim Data Sheet



ABSOLUTE MAXIMUM RATINGS

DC Input voltage	50 V
Output Current	Internally limited
Logic Input Voltage	0.5 to 7 V
Storage temperature range	40 to 150°C
Operating Junction Temperature	Range40 to 150°C

Two Output LNB Supply and Control Voltage Regulator

- Complete interface for two LNBs remote supply and control
- LNB selection and stand-by function
- Built-in tone oscillator factory trimmed to 22 kHz facilitates DiSEqC™ encoding
- Full modulation with no load
- Tracking switch-mode power converter for lowest dissipation
- Externally adjustable short-circuit protection
- LNB short-circuit protection and diagnostics
- Auxiliary modulation input
- Cable length compensation
- Internal over temperature protection
- Reverse current protection

Intended for analog and digital satellite receivers, the low noise block converter regulator (LNBR) is a monolithic linear and switching voltage regulator, specifically designed to provide the power and the interface signals to the LNB downconverter via the coaxial cable. Because most satellite receivers have two antenna ports, the output voltage of the regulator is available at one of two logic-selectable output terminals (LNBA, LNBB). If the device is in stand-by mode (EN terminal LOW), both regulator outputs are disabled. This is to allow the antenna downconverters to be supplied and controlled by other satellite receivers sharing the same coaxial cable. In this mode the device will limit reverse current to 3 mA.

The regulator outputs are set to 12, 13, 18, or 20 volts by the VSEL terminals. Additionally, it is possible to increase by 1 V the selected voltage to compensate the voltage drop in the coaxial cable (LLC terminal HIGH).



The LNBR is a combination of a tracking switching regulator and low-noise linear regulators. Logic inputs (VSEL0, VSEL1 and LLC) select the desired output voltage. A tracking current-mode buck converter provides the linear regulator input voltage that is set to the output voltage plus typically 0.8 volt. This maintains constant voltage drop across the linear regulators while permitting adequate voltage range for tone injection.

The ENT (Tone Enable) terminal activates the internal tone signal modulating the dc output with a \pm 0.3 V, 22 kHz symmetrical waveform. The internal oscillator is factory trimmed to provide a tone of 22 kHz \pm 2 kHz. No further adjustment is required. The internal oscillator operates the buck converter at 16 times the tone frequency.

Burst coding of the 22 kHz tone can be accomplished, due to the fast response of the ENT input and rapid tone response. This allows implementation of the DiSEqCTM protocols.

To improve design flexibility and to allow implementation of proposed LNB remote control standards, an analog modulation input terminal is available (EXTM). An appropriate dc blocking capacitor must be used to couple the modulating signal source to the EXTM terminal. If external modulation is not used, the EXTM terminal can be left open.

The output linear regulators will sink and source current. This feature allows full modulation capability into capacitive loads as high as 250 nF.

The programmed output voltage rise and fall times can be set by an internal 50 k Ω resister and an external capacitor located on the TCAP terminal. Although any value of capacitor is permitted, practical values are typically 1 nF to 20 nF. This feature only affects the turn on and programmed voltage rise and fall times. Modulation is unaffected by the choice of TCAP. This terminal can be left open if voltage rise and fall time control is not required.

Two terminals are dedicated to the over current protection/monitoring: SENSE and OLF. The LNB output is current limited. The short-circuit protection threshold is set by the value of an external resistor, Rsense. Rsense = 0.15/Imax where Imax is the desired current limit. The minimum safe value for Rsense is 0.22 ohm

In operation the short-circuit protection produces current fold-back at the input due to the tracking converter. If the output is shorted the linear regulator will limit the output current to Imax. The tracking converter will maintain a constant voltage drop of 0.8 volts across the linear regulator. This condition results in (Imax)*(0.8 volts) or typically 550 mW dissipation. Short-circuit or thermal shutdown activation will cause the OLF terminal, an open-drain diagnostic output flag, to go LOW.

The device is packaged in a 24 DIP or an SOIC power-tab package.

Thermal resistance: DIP R0JA=40°C/W, R0JT=6°C/W, SOIC R0JA=55°C/W, R0JT=6°C/W



8284

DisEqCTM is a trademark of EUTELSAT.

BEST AVAILABLE COPY



Terminal Configuration

Symbol	Terminal	Francis		
VINT		Function Bypass capacitor for internal voltage reference		
СРИМР	 	High side of charge minutes and voltage reference		
EN		High side of charge-pump cap		
ENT		Logic input: enables switcher and outputs		
EXTM		Logic input: enable internal modulation		
	<u> </u>	External modulation input		
GND		Ground		
VBULK		Tracking supply voltage to linear regulators		
LLC		Logic input: increases output voltage by 1 V for line length		
Voa		LNBA output voltage A		
Vob		LNBB output voltage B		
LX		Inductor drive point		
SENSE		Current limit setup resistor		
OLF		Overload flag output		
OSEL		Logic input: selects between LNB, A or B		
VIN or Vcc		Supply input voltage (range VLNB+2.5 V to 47 V)		
VPUMP		Gate supply voltage for high side drivers		
PUMPX		Charge-pump drive		
TCAP				
VSEL0		Capacitor for setting the rise and fall time of the outputs		
VSEL1		Logic input: output voltage select		
V OCCI		Logic input: output voltage select		



Symbo	l Parameter	Test Conditions	Min.	Тур.	Max	Unit
V _{IN}	V _{cc1} Supply Voltage	I ₀ =600 mA,VSEL0=L,VSEL1=L, LLC=L	2.5+V _o	-	47	V
Voi	Output Voltage	I _o =600 mA,VSEL0=L,VSEL1=H, LLC=L	17.2	ļ		
		Io=600 mA, SEL0=L, VSEL1=H, LLC=H	17.3	18	18.7	V
V_{O2}	Output Voltage	I ₀ =600 mA, VSEL0=L,VSEL1=L LLC=L	12.5	19	12.5	V
		I ₀ =600 mA, VSEL0=L, VSEL1=L, LLC=H	12.5	13	13.5	V
V_{01}	Output Voltage	I ₀ =600 mA,VSEL0=H,VSEL1=H, LLC=L	 	20	┼──	V
		Io=600 mA, SEL0=H, VSEL1=H, LLC=H		21		V
V_{O2}	Output Voltage	I ₀ =600 mA, VSEL0=H,VSEL1=L LLC=L	ļ	12		
		I ₀ =600 mA, VSEL0=H,VSEL1=L,		13		V
		LLC=H		13		V
ΔVο	Line Regulation	$V_0 = 13 \text{ V}, V_{IN} = 16 \text{ to } 40 \text{ V}$		4.0	40	
	1	$V_0 = 18 \text{ V}, V_{IN} = 21 \text{ to } 40 \text{ V}$		4.0	40	mV mV
ΔVο	Load Regulation	V _o =13 or 18 V I _o =50 to 600 mA			 	
SVR	Supply Voltage Rejection	f _{AC} =100 Hz		80	180	mV
I _{MAX}	Output Current Limiting	Rsense=0.22 ohm	620	45	 	dB
f _{tone}	Tone Frequency	ENT=H	630	680	730	mA
a _{tone}	Tone Amplitude	ENT=H	20	22	24	kHz
d _{TONE}	Tone duty cycle	ENT=H	0.55 40	0.68	0.8	Vpp
$_{R}$, t_{F}	Tone rise or fall time	ENT=H	5.0	50	60	%
SEXTM	External modulation gain	$\Delta V_o/\Delta V_{\text{EXTM}}$, f=10 Hz to 40 kHz	3.0	1.0	15	μs
V _{EXTM}	External modulation input voltage	AC coupling		1.0	0.8	V/V Vpp
Z _{EXTM}	External modulation input impedance	f=10 Hz to 40 kHz		5		kΩ
OL	Overload flag terminal logic low	I _{oL} =8.0 mA		0.28		V
oz	Overload flag terminal OFF state leakage current	V _{OH} =6.0 V		< 1.0		μа
, IL	Control input terminal logic low			_	0.8	V
	Control input terminal logic high		2.0			V
1	Control terminals input current	V _{II} =5 V				
c	Supply current	Outputs disabled (EN=L)		< 1.0 .5		μΑ
	Supply current	ENT=H, I _{our} =600 mA V _o =13		382		mA
вк		EN=L, V _{LNBA} =V _{LNBB} =18 V		1.0		mA
		$V_{\text{INI}} = V_{\text{IN2}} = 22 \text{ V or floating}$	1	1.0	ł	mA
	Thermal shutdown threshold			165		°C
	Linear regulator voltage drop	V _{BULK} -V _o		0.8		$\frac{c}{v}$
	a			352	384	kHz



REST AVAILABLE COPY

8284

Truth Tables

Control I/O	Terminal Name	L	Н
OUT	OLF	Iout > Iomax or Ti > 165°C	lout < Iomax and Tj < 130°C
IN	ENT	22 kHz tone OFF	22 kHz tone ON

SEL	VSEL0	VSEL1	LLC	VLNBA (typ.)	VLNBB (typ.)
				v BNBA (typ.)	V LNBB (typ.)
L	L	L	L	13 V	
L ·	L	Н	L	18 V	Low
L	L	L	H		Low
L	L	Н	H	14 V	Low
Н	L	L		19 V	Low
Н	L	H	L	Low	13 V
Н	L		L	Low	18 V
Н		L	H	Low	14 V
	<u>L</u>	Н	H	Low	19 V
L	H				
<u> </u>		<u>L</u>	L	12 V	Low
,	H	H	L	20 V	Low
<u>L</u>	Н	L	Н	13 V	Low
L	H	H	Н	21 V	Low
<u>H</u>	. Н	L	L	Low	12 V
1	Н	Н	L	Low	20 V
1	Н	L	Н	Low	
1	Н	Н	H	Low	13 V 21 V





